2019-11-01 13:45:29 +01:00
|
|
|
# Xilinx UART configuration
|
|
|
|
|
2018-11-18 08:29:47 +01:00
|
|
|
# Copyright (c) 2018 Xilinx Inc.
|
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
2019-10-22 01:04:04 +02:00
|
|
|
config UART_XLNX_PS
|
2018-11-18 08:29:47 +01:00
|
|
|
bool "Xilinx serial driver for MPSoC"
|
2021-07-15 14:23:04 +02:00
|
|
|
depends on SOC_XILINX_ZYNQMP || SOC_SERIES_XILINX_ZYNQ7000
|
2018-11-18 08:29:47 +01:00
|
|
|
select SERIAL_HAS_DRIVER
|
2020-04-06 11:36:36 +02:00
|
|
|
select SERIAL_SUPPORT_INTERRUPT
|
2018-11-18 08:29:47 +01:00
|
|
|
help
|
|
|
|
This option enables the UART driver for Xilinx MPSoC platforms.
|
2020-07-29 00:14:22 +02:00
|
|
|
|
|
|
|
config UART_XLNX_UARTLITE
|
|
|
|
bool "Xilinx UART Lite"
|
|
|
|
select SERIAL_HAS_DRIVER
|
|
|
|
select SERIAL_SUPPORT_INTERRUPT
|
|
|
|
help
|
|
|
|
This option enables the UART driver for Xilinx UART Lite IP.
|