2021-08-05 17:15:48 +02:00
|
|
|
description: Microchip XEC UART
|
|
|
|
|
|
|
|
compatible: "microchip,xec-uart"
|
|
|
|
|
|
|
|
include: uart-controller.yaml
|
|
|
|
|
|
|
|
properties:
|
|
|
|
reg:
|
|
|
|
required: true
|
|
|
|
|
|
|
|
interrupts:
|
|
|
|
required: true
|
|
|
|
|
2021-10-18 22:44:45 +02:00
|
|
|
ldn:
|
|
|
|
type: int
|
|
|
|
required: true
|
|
|
|
description: logical device number
|
|
|
|
|
2021-08-05 17:15:48 +02:00
|
|
|
girqs:
|
|
|
|
type: array
|
|
|
|
required: true
|
|
|
|
description: UART GIRQ and bit position in EC interrupt aggregator
|
|
|
|
|
|
|
|
pcrs:
|
|
|
|
type: array
|
|
|
|
required: true
|
|
|
|
description: UART Power Clock Reset(PCR) register index and bit position
|
|
|
|
|
|
|
|
"#girq-cells":
|
|
|
|
type: int
|
|
|
|
const: 2
|
|
|
|
|
|
|
|
"#pcr-cells":
|
|
|
|
type: int
|
|
|
|
const: 2
|
|
|
|
|
|
|
|
girq-cells:
|
|
|
|
- girq_num
|
|
|
|
- bitpos
|
|
|
|
|
|
|
|
pcr-cells:
|
|
|
|
- reg_idx
|
|
|
|
- bitpos
|