patrick/zephyr
1
0
Fork 0
Code Issues Pull requests Actions 7 Packages Projects Releases Wiki Activity

soc: nrf91: add power management

Browse source 
Only System OFF mode is supported.

Signed-off-by: Marcin Szymczyk <marcin.szymczyk@nordicsemi.no>
This commit is contained in:
Marcin Szymczyk 2019-11-26 11:59:32 +01:00 committed by Ioannis Glaropoulos
parent 32b3ab2354
commit 2d6c6959f9
3 changed files with 57 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
soc/arm/nordic_nrf/nrf91/CMakeLists.txt
View file

@ -3,3 +3,7 @@
zephyr_sources(
soc.c
)
zephyr_library_sources_ifdef(CONFIG_SYS_POWER_MANAGEMENT
power.c
)

52
soc/arm/nordic_nrf/nrf91/power.c Normal file
View file

@ -0,0 +1,52 @@
/*
* Copyright (c) 2017 Intel Corporation.
* Copytight (c) 2019 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr.h>
#include <power/power.h>
#include <hal/nrf_regulators.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);
/* Invoke Low Power/System Off specific Tasks */
void sys_set_power_state(enum power_states state)
{
switch (state) {
#ifdef CONFIG_SYS_POWER_DEEP_SLEEP_STATES
#ifdef CONFIG_HAS_SYS_POWER_STATE_DEEP_SLEEP_1
case SYS_POWER_STATE_DEEP_SLEEP_1:
nrf_regulators_system_off(NRF_REGULATORS);
break;
#endif
#endif
default:
LOG_DBG("Unsupported power state %u", state);
break;
}
}
/* Handle SOC specific activity after Low Power Mode Exit */
void _sys_pm_power_state_exit_post_ops(enum power_states state)
{
switch (state) {
#ifdef CONFIG_SYS_POWER_DEEP_SLEEP_STATES
#ifdef CONFIG_HAS_SYS_POWER_STATE_DEEP_SLEEP_1
case SYS_POWER_STATE_DEEP_SLEEP_1:
/* Nothing to do. */
break;
#endif
#endif
default:
LOG_DBG("Unsupported power state %u", state);
break;
}
/*
* System is now in active mode. Reenable interrupts which were disabled
* when OS started idling code.
*/
irq_unlock(0);
}

2
subsys/power/device.c
View file

@ -22,7 +22,7 @@ LOG_MODULE_DECLARE(power);
* to build the device list based on devices power
* and clock domain dependencies.
*/
#if defined(CONFIG_SOC_SERIES_NRF52X) || defined(CONFIG_SOC_SERIES_NRF51X) || defined(CONFIG_SOC_SERIES_NRF53X)
#if defined(CONFIG_SOC_FAMILY_NRF)
#define MAX_PM_DEVICES 15
#define NUM_CORE_DEVICES 4
#define MAX_DEV_NAME_LEN 16