soc/arm: Add a fixup for counter/alarm sample to compile with MEC1501
There are 2 other timers that could be selected, let's just take the first 32bits one. This should be sufficient to verify the driver. Enabling the timer in relevant board's dts file as well. Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
This commit is contained in:
parent
c6fe94a6f1
commit
403e6f1b99
|
@ -48,3 +48,7 @@
|
|||
vw_girq = <24>;
|
||||
pc_girq = <15>;
|
||||
};
|
||||
|
||||
&timer3 {
|
||||
status = "okay";
|
||||
};
|
||||
|
|
|
@ -134,4 +134,6 @@
|
|||
|
||||
#endif /* DT_MICROCHIP_XEC_TIMER_40000CA0_BASE_ADDRESS */
|
||||
|
||||
#define DT_RTC_0_NAME DT_MICROCHIP_XEC_TIMER_40000CA0_LABEL
|
||||
|
||||
#define DT_WDT_0_NAME DT_INST_0_MICROCHIP_XEC_WATCHDOG_LABEL
|
||||
|
|
Loading…
Reference in a new issue