patrick/zephyr
1
0
Fork 0
Code Issues Pull requests Actions 7 Packages Projects Releases Wiki Activity

intel_s1000: uart: configure UART for intel_s1000

Browse source 
intel_s1000 uses DesignWare IP for UART. National Semiconductor
16550 (UART) component specification is followed in this IP.

Change-Id: Ied7df1dc178d55b6dbe71d729d6383ba07274ea4
Signed-off-by: Rajavardhan Gundi <rajavardhan.gundi@intel.com>
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
This commit is contained in:
Rajavardhan Gundi 2017-08-30 14:45:44 +05:30 committed by Anas Nashif
parent c9ace83c89
commit 47ff96593f
5 changed files with 61 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
arch/xtensa/soc/intel_s1000/soc.h Normal file
View file

@ -0,0 +1,15 @@
/*
* Copyright (c) 2017 Intel Corporation
* SPDX-License-Identifier: Apache-2.0
*/
#ifndef __INC_SOC_H
#define __INC_SOC_H
/*
* UART - UART0
*/
#define UART_NS16550_PORT_0_BASE_ADDR 0x00080800
#define UART_NS16550_PORT_0_CLK_FREQ 38400000
#endif /* __INC_SOC_H */

18
boards/xtensa/intel_s1000_crb/Kconfig.defconfig
View file

@ -10,4 +10,22 @@ config BOARD
config BOARD_XTENSA
def_bool y
if UART_NS16550
config UART_NS16550_PORT_0
def_bool y
if UART_NS16550_PORT_0
config UART_NS16550_PORT_0_NAME
default "UART_0"
config UART_NS16550_PORT_0_BAUD_RATE
default 115200
config UART_NS16550_PORT_0_OPTIONS
default 0
endif # UART_NS16550_PORT_0
endif # UART_NS16550
endif # BOARD_INTEL_S1000_CRB

13
boards/xtensa/intel_s1000_crb/board.h Normal file
View file

@ -0,0 +1,13 @@
/*
* Copyright (c) 2017 Intel Corporation
*
* SPDX-License-Identifier: Apache-2.0
*/
#ifndef __INC_BOARD_H
#define __INC_BOARD_H
#include <soc.h>
#endif /* __INC_BOARD_H */

6
boards/xtensa/intel_s1000_crb/intel_s1000_crb_defconfig
View file

@ -13,3 +13,9 @@ CONFIG_GEN_IRQ_VECTOR_TABLE=n
CONFIG_XTENSA_RESET_VECTOR=y
CONFIG_XTENSA_USE_CORE_CRT1=y
CONFIG_CONSOLE=y
CONFIG_SERIAL_HAS_DRIVER=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y
CONFIG_UART_NS16550=y

9
include/arch/xtensa/sys_io.h
View file

@ -23,6 +23,15 @@ static ALWAYS_INLINE void sys_write32(u32_t data, mem_addr_t addr)
*(volatile u32_t *)addr = data;
}
static ALWAYS_INLINE u8_t sys_read8(mem_addr_t addr)
{
return *(volatile u8_t *)addr;
}
static ALWAYS_INLINE void sys_write8(u8_t data, mem_addr_t addr)
{
*(volatile u8_t *)addr = data;
}
/* Memory bit manipulation functions */