boards: add qemu_x86_nopae target
We added support for 32-bit page tables, without PAE. Add a build target to ensure it doesn't bit-rot. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
This commit is contained in:
parent
4b3f50b529
commit
55914da0e5
7
boards/x86/qemu_x86/qemu_x86_nopae.dts
Normal file
7
boards/x86/qemu_x86/qemu_x86_nopae.dts
Normal file
|
@ -0,0 +1,7 @@
|
|||
/*
|
||||
* Copyright (c) 2020 Intel Corporation
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
||||
#include "qemu_x86.dts"
|
13
boards/x86/qemu_x86/qemu_x86_nopae.yaml
Normal file
13
boards/x86/qemu_x86/qemu_x86_nopae.yaml
Normal file
|
@ -0,0 +1,13 @@
|
|||
identifier: qemu_x86_nopae
|
||||
name: QEMU Emulation for X86 (32-bit page tables)
|
||||
type: qemu
|
||||
arch: x86
|
||||
simulation: qemu
|
||||
toolchain:
|
||||
- zephyr
|
||||
- xtools
|
||||
testing:
|
||||
default: true
|
||||
only_tags:
|
||||
- kernel
|
||||
- userspace
|
21
boards/x86/qemu_x86/qemu_x86_nopae_defconfig
Normal file
21
boards/x86/qemu_x86/qemu_x86_nopae_defconfig
Normal file
|
@ -0,0 +1,21 @@
|
|||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
CONFIG_SOC_IA32=y
|
||||
CONFIG_BOARD_QEMU_X86=y
|
||||
CONFIG_HPET_TIMER=y
|
||||
CONFIG_PIC_DISABLE=y
|
||||
CONFIG_LOAPIC=y
|
||||
CONFIG_CONSOLE=y
|
||||
CONFIG_SERIAL=y
|
||||
CONFIG_UART_NS16550=y
|
||||
CONFIG_UART_CONSOLE=y
|
||||
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=25000000
|
||||
CONFIG_TEST_RANDOM_GENERATOR=y
|
||||
CONFIG_X86_MMU=y
|
||||
CONFIG_X86_MMU_PAGE_POOL_PAGES=15
|
||||
CONFIG_DEBUG_INFO=y
|
||||
CONFIG_SCHED_SCALABLE=y
|
||||
CONFIG_WAITQ_SCALABLE=y
|
||||
CONFIG_X86_VERY_EARLY_CONSOLE=y
|
||||
CONFIG_QEMU_ICOUNT_SHIFT=5
|
||||
CONFIG_X86_PAE=n
|
Loading…
Reference in a new issue