arm64: update the value type of macro MPIDR_AFFLVL_MASK

Fix build warning: left shift count >= width of type.
Such as in the case: mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF3_SHIFT)

Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
This commit is contained in:
Hou Zhiqiang 2023-04-26 14:34:34 +08:00 committed by Anas Nashif
parent 92fcd9ef40
commit 71e86891c3

View file

@ -67,7 +67,7 @@
#define SCR_RES1 (BIT(4) | BIT(5))
/* MPIDR */
#define MPIDR_AFFLVL_MASK (0xff)
#define MPIDR_AFFLVL_MASK (0xffULL)
#define MPIDR_AFF0_SHIFT (0)
#define MPIDR_AFF1_SHIFT (8)