codeowners: Add code owners for Intel SoC FPGA Agilex
Add code owners for Intel SoC FPGA Agilex board and clock drivers. Signed-off-by: Siew Chin Lim <elly.siew.chin.lim@intel.com>
This commit is contained in:
parent
a71d6f2c0c
commit
76888a8c4e
|
@ -165,6 +165,7 @@
|
|||
/boards/arm64/xenvm/ @lorc
|
||||
/boards/arm64/fvp_baser_aemv8r/ @povergoing
|
||||
/boards/arm64/fvp_base_revc_2xaemv8a/ @carlocaione
|
||||
/boards/arm64/intel_socfpga_agilex_socdk/ @siclim @ngboonkhai
|
||||
# All cmake related files
|
||||
/cmake/ @tejlmand @nashif
|
||||
/cmake/*/arcmwdt/ @abrodkin @evgeniy-paltsev @tejlmand
|
||||
|
@ -199,6 +200,7 @@
|
|||
/drivers/can/ @alexanderwachter
|
||||
/drivers/can/*mcp2515* @karstenkoenig
|
||||
/drivers/can/*rcar* @julien-massot
|
||||
/drivers/clock_control/*agilex* @siclim
|
||||
/drivers/clock_control/*nrf* @nordic-krch
|
||||
/drivers/clock_control/*esp32* @extremegtx @glaubermaroto
|
||||
/drivers/clock_control/*rcar* @julien-massot
|
||||
|
|
Loading…
Reference in a new issue