soc: arm: aspeed: enable cache for AST10x0 series SOC
Enable cache for AST10x0 series SOC in platform initialization. Signed-off-by: Dylan Hung <dylan_hung@aspeedtech.com>
This commit is contained in:
parent
1c3810ded2
commit
8b7ec919c8
|
@ -98,6 +98,8 @@ void z_arm_platform_init(void)
|
|||
if (CONFIG_SRAM_NC_SIZE > 0) {
|
||||
(void)memset(__bss_nc_start__, 0, __bss_nc_end__ - __bss_nc_start__);
|
||||
}
|
||||
|
||||
cache_instr_enable();
|
||||
}
|
||||
|
||||
void aspeed_print_abr_wdt_mode(void)
|
||||
|
|
Loading…
Reference in a new issue