uart: fixing pin range being too tight for the nrf52840
The nrf52840 has 2 gpio ports, and 48 GPIO. We need to adapt the range to allow the gpio on port 1 to be used by this driver Signed-off-by: Giuliano Franchetto <giuliano.franchetto@intellinium.com>
This commit is contained in:
parent
8ee282e319
commit
8e534f7bf4
|
@ -32,6 +32,7 @@ config UART_NRF5_FLOW_CONTROL
|
|||
|
||||
config UART_NRF5_GPIO_TX_PIN
|
||||
int "TX Pin Number"
|
||||
range 0 47 if SOC_NRF52840_QIAA
|
||||
range 0 31
|
||||
depends on UART_NRF5
|
||||
depends on GPIO_NRF5
|
||||
|
@ -40,6 +41,7 @@ config UART_NRF5_GPIO_TX_PIN
|
|||
|
||||
config UART_NRF5_GPIO_RX_PIN
|
||||
int "RX Pin Number"
|
||||
range 0 47 if SOC_NRF52840_QIAA
|
||||
range 0 31
|
||||
depends on UART_NRF5
|
||||
depends on GPIO_NRF5
|
||||
|
@ -48,6 +50,7 @@ config UART_NRF5_GPIO_RX_PIN
|
|||
|
||||
config UART_NRF5_GPIO_RTS_PIN
|
||||
int "RTS Pin Number"
|
||||
range 0 47 if SOC_NRF52840_QIAA
|
||||
range 0 31
|
||||
depends on UART_NRF5
|
||||
depends on GPIO_NRF5
|
||||
|
@ -57,6 +60,7 @@ config UART_NRF5_GPIO_RTS_PIN
|
|||
|
||||
config UART_NRF5_GPIO_CTS_PIN
|
||||
int "CTS Pin Number"
|
||||
range 0 47 if SOC_NRF52840_QIAA
|
||||
range 0 31
|
||||
depends on UART_NRF5
|
||||
depends on GPIO_NRF5
|
||||
|
|
Loading…
Reference in a new issue