drivers: clock_control: mcux_syscon: add definition for DMIC clock
Add definition for DMIC clock source to LPC SYSCON clock control driver. This constant allows drivers to get the DMIC bit clock frequency. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
This commit is contained in:
parent
b7e028b31c
commit
a5ef1a296a
|
@ -178,6 +178,11 @@ static int mcux_lpc_syscon_clock_control_get_subsys_rate(
|
||||||
case MCUX_LCDIF_PIXEL_CLK:
|
case MCUX_LCDIF_PIXEL_CLK:
|
||||||
*rate = CLOCK_GetDcPixelClkFreq();
|
*rate = CLOCK_GetDcPixelClkFreq();
|
||||||
break;
|
break;
|
||||||
|
#endif
|
||||||
|
#if defined(CONFIG_AUDIO_DMIC_MCUX)
|
||||||
|
case MCUX_DMIC_CLK:
|
||||||
|
*rate = CLOCK_GetDmicClkFreq();
|
||||||
|
break;
|
||||||
#endif
|
#endif
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
@ -51,6 +51,8 @@
|
||||||
|
|
||||||
#define MCUX_SCTIMER_CLK 34
|
#define MCUX_SCTIMER_CLK 34
|
||||||
|
|
||||||
|
#define MCUX_DMIC_CLK 35
|
||||||
|
|
||||||
#define MCUX_MRT_CLK 40
|
#define MCUX_MRT_CLK 40
|
||||||
|
|
||||||
#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_MCUX_LPC_SYSCON_H_ */
|
#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_MCUX_LPC_SYSCON_H_ */
|
||||||
|
|
Loading…
Reference in a new issue