dts: stm32h5: Add SDMMC nodes
Add sdmmc1 and sdmmc2 nodes descriptions for STM32H5 SoCs. Signed-off-by: Erwan Gouriou <erwan.gouriou@st.com>
This commit is contained in:
parent
629bfd9f9f
commit
a6f94f65a0
|
@ -376,6 +376,16 @@
|
|||
bosch,mram-cfg = <0x350 28 8 3 3 0 3 3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
sdmmc1: sdmmc@46008000 {
|
||||
compatible = "st,stm32-sdmmc";
|
||||
reg = <0x46008000 0x400>;
|
||||
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000800>,
|
||||
<&rcc STM32_SRC_PLL1_Q SDMMC1_SEL(0)>;
|
||||
resets = <&rctl STM32_RESET(AHB4, 11U)>;
|
||||
interrupts = <79 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
smbus3: smbus3 {
|
||||
|
|
|
@ -9,5 +9,15 @@
|
|||
/ {
|
||||
soc {
|
||||
compatible = "st,stm32h563", "st,stm32h5", "simple-bus";
|
||||
|
||||
sdmmc2: sdmmc@46008c00 {
|
||||
compatible = "st,stm32-sdmmc";
|
||||
reg = <0x46008c00 0x400>;
|
||||
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00001000>,
|
||||
<&rcc STM32_SRC_PLL1_Q SDMMC2_SEL(0)>;
|
||||
resets = <&rctl STM32_RESET(AHB4, 12U)>;
|
||||
interrupts = <102 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
Loading…
Reference in a new issue