samples: tests: additional overlay and conf file adjustments

Adjustments of overlay and conf files to adjust for the MERGE removal.

The revert of MERGE requires specific overlay and conf files for boards
which relied on the MERGE feature.

Signed-off-by: Torsten Rasmussen <Torsten.Rasmussen@nordicsemi.no>
This commit is contained in:
Torsten Rasmussen 2024-04-05 22:12:36 +02:00 committed by Carles Cufí
parent abca917055
commit b9f3d68863
85 changed files with 27 additions and 252 deletions

View file

@ -1,34 +0,0 @@
/*
* SPDX-License-Identifier: Apache-2.0
*
* Copyright 2021,2023 NXP
*/
#include <zephyr/dt-bindings/adc/mcux-lpadc.h>
/ {
zephyr,user {
/* adjust channel number according to pinmux in board.dts */
io-channels = <&lpadc0 0>;
};
};
&lpadc0 {
#address-cells = <1>;
#size-cells = <0>;
/*
* To use this sample:
* - Connect LPADC0 CH0 signal to voltage between 0~1.8V (J9 pin 10)
*/
channel@0 {
reg = <0>;
zephyr,gain = "ADC_GAIN_1";
zephyr,reference = "ADC_REF_EXTERNAL0";
zephyr,vref-mv = <1800>;
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
zephyr,resolution = <12>;
zephyr,input-positive = <MCUX_LPADC_CH0A>;
};
};

View file

@ -0,0 +1,6 @@
/*
* Copyright (c) 2023, Fabian Blatz <fabianblatz@gmail.com>
*
* SPDX-License-Identifier: Apache-2.0
*/
#include "native_posix.overlay"

View file

@ -1,2 +0,0 @@
CONFIG_FXOS8700_TRIGGER_OWN_THREAD=n
CONFIG_FXOS8700_TRIGGER_NONE=y

View file

@ -1,2 +0,0 @@
CONFIG_FXOS8700_TRIGGER_OWN_THREAD=n
CONFIG_FXOS8700_TRIGGER_NONE=y

View file

@ -1,2 +0,0 @@
CONFIG_INCLUDE_REMOTE_DIR=y
CONFIG_SECOND_CORE_MCUX=y

View file

@ -1,24 +0,0 @@
/*
* Copyright (c) 2022 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
/ {
chosen {
zephyr,ipc_shm = &ocram2_overlay;
};
/* OpenAMP fails with full 512K OCRAM2 memory region as shared memory.
* Define a subset of the OCRAM2 region for demo to use
* Note that shared memory must have specific MPU attributes set.
*/
ocram2_overlay: memory@202c0000{
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x202c0000 DT_SIZE_K(16)>;
zephyr,memory-region="OCRAM2_OVERLAY";
zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_IO) )>;
};
};

View file

@ -1,51 +0,0 @@
/*
* Copyright 2022-2023 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
/ {
/* Switch to lpuart2, since primary core uses lpuart1 */
chosen {
zephyr,flash = &ocram;
zephyr,console = &lpuart2;
zephyr,shell-uart = &lpuart2;
zephyr,ipc_shm = &ocram2_overlay;
};
soc {
/delete-node/ gpt@400f0000;
/* Replace GPT2 with another GPT kernel timer */
gpt2_hw_timer:gpt@400f0000 {
compatible = "nxp,gpt-hw-timer";
reg = <0x400f0000 0x4000>;
interrupts = <120 0>;
status = "okay";
};
};
/* OpenAMP fails with full 512K OCRAM2 memory region as shared memory.
* Define a subset of the OCRAM2 region for demo to use
* Note that shared memory must have specific MPU attributes set
*/
ocram2_overlay: memory@202c0000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x202c0000 DT_SIZE_K(16)>;
zephyr,memory-region="OCRAM2_OVERLAY";
zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_IO) )>;
};
};
/* Enable secondary LPUART */
&lpuart2 {
status = "okay";
current-speed = <115200>;
};
/* Disable primary GPT timer */
&gpt_hw_timer {
status = "disabled";
};

View file

@ -0,0 +1,7 @@
/*
* Copyright 2023 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: Apache-2.0
*/
#include "native_posix.overlay"

View file

@ -0,0 +1,7 @@
/*
* Copyright 2023 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: Apache-2.0
*/
#include "native_posix.overlay"

View file

@ -1,3 +0,0 @@
CONFIG_CODE_DATA_RELOCATION=y
CONFIG_MEM_ATTR_HEAP=y
CONFIG_DMA_LOOP_TRANSFER_RELOCATE_SECTION="SRAM1"

View file

@ -1,14 +0,0 @@
/*
* Copyright (c) 2022 Kumar Gala <galak@kernel.org>
* Copyright (c) 2024 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
&sram1 {
zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_RAM_NOCACHE) )>;
};
tst_dma0: &edma_lpsr0 { };

View file

@ -1,3 +0,0 @@
CONFIG_CODE_DATA_RELOCATION=y
CONFIG_MEM_ATTR_HEAP=y
CONFIG_DMA_LOOP_TRANSFER_RELOCATE_SECTION="DTCM"

View file

@ -1,14 +0,0 @@
/*
* Copyright (c) 2022 Kumar Gala <galak@kernel.org>
* Copyright (c) 2024 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
&dtcm {
zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_RAM_NOCACHE) )>;
};
tst_dma0: &edma0 { };

View file

@ -1,4 +0,0 @@
CONFIG_CODE_DATA_RELOCATION=y
CONFIG_NOCACHE_MEMORY=y
CONFIG_MEM_ATTR_HEAP=y
CONFIG_DMA_LOOP_TRANSFER_RELOCATE_SECTION="SRAM1"

View file

@ -1,14 +0,0 @@
/*
* Copyright (c) 2022 Kumar Gala <galak@kernel.org>
* Copyright (c) 2024 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
&sram1 {
zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_RAM_NOCACHE) )>;
};
tst_dma0: &edma_lpsr0 { };

View file

@ -1,7 +0,0 @@
/*
* Copyright (c) 2022 Kumar Gala <galak@kernel.org>
*
* SPDX-License-Identifier: Apache-2.0
*/
dma0: &edma0 { };

View file

@ -0,0 +1,7 @@
/*
* Copyright (c) 2023 Meta
*
* SPDX-License-Identifier: Apache-2.0
*/
#include "native_sim.overlay"

View file

@ -1,3 +0,0 @@
CONFIG_CODE_DATA_RELOCATION=y
CONFIG_MEM_ATTR_HEAP=y
CONFIG_DMA_LOOP_TRANSFER_RELOCATE_SECTION="SRAM1"

View file

@ -1,14 +0,0 @@
/*
* Copyright (c) 2022 Kumar Gala <galak@kernel.org>
* Copyright (c) 2024 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
&sram1 {
zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_RAM_NOCACHE) )>;
};
tst_dma0: &edma_lpsr0 { };

View file

@ -1,3 +0,0 @@
CONFIG_CODE_DATA_RELOCATION=y
CONFIG_MEM_ATTR_HEAP=y
CONFIG_DMA_LOOP_TRANSFER_RELOCATE_SECTION="ITCM"

View file

@ -1,14 +0,0 @@
/*
* Copyright (c) 2022 Kumar Gala <galak@kernel.org>
* Copyright (c) 2024 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
&itcm {
zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_RAM_NOCACHE) )>;
};
tst_dma0: &edma0 { };

View file

@ -1,3 +0,0 @@
CONFIG_CODE_DATA_RELOCATION=y
CONFIG_MEM_ATTR_HEAP=y
CONFIG_DMA_LOOP_TRANSFER_RELOCATE_SECTION="SRAM1"

View file

@ -1,14 +0,0 @@
/*
* Copyright (c) 2022 Kumar Gala <galak@kernel.org>
* Copyright (c) 2024 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
&sram1 {
zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_RAM_NOCACHE) )>;
};
tst_dma0: &edma_lpsr0 { };

View file

@ -1,7 +0,0 @@
/* SPDX-License-Identifier: Apache-2.0 */
dut: &lpuart2 {
status = "okay";
current-speed = <115200>;
nxp,loopback;
};

View file

@ -1,13 +0,0 @@
/* SPDX-License-Identifier: Apache-2.0 */
/ {
chosen {
zephyr,sram = &dtcm;
};
};
dut: &lpuart2 {
status = "okay";
current-speed = <115200>;
nxp,loopback;
};

View file

@ -1,7 +0,0 @@
/* SPDX-License-Identifier: Apache-2.0 */
dut: &lpuart2 {
status = "okay";
current-speed = <115200>;
nxp,loopback;
};