soc: arm: ambiq: Remove the redundant configurations.
These non-cached SRAM size and base address configurations are not needed now. Signed-off-by: Aaron Ye <aye@ambiq.com>
This commit is contained in:
parent
d142958fb6
commit
c3e8b731ef
|
@ -7,12 +7,4 @@ if SOC_APOLLO4P
|
|||
config NUM_IRQS
|
||||
default 83
|
||||
|
||||
DT_NODE_SRAM := /memory@0
|
||||
|
||||
config SRAM_NC_SIZE
|
||||
default $(dt_node_reg_size_int,$(DT_NODE_SRAM),1,K)
|
||||
|
||||
config SRAM_NC_BASE_ADDRESS
|
||||
default $(dt_node_reg_addr_hex,$(DT_NODE_SRAM),1)
|
||||
|
||||
endif # SOC_APOLLO4P
|
||||
|
|
|
@ -7,12 +7,4 @@ if SOC_APOLLO4P_BLUE
|
|||
config NUM_IRQS
|
||||
default 83
|
||||
|
||||
DT_NODE_SRAM := /memory@0
|
||||
|
||||
config SRAM_NC_SIZE
|
||||
default $(dt_node_reg_size_int,$(DT_NODE_SRAM),1,K)
|
||||
|
||||
config SRAM_NC_BASE_ADDRESS
|
||||
default $(dt_node_reg_addr_hex,$(DT_NODE_SRAM),1)
|
||||
|
||||
endif # SOC_APOLLO4P_BLUE
|
||||
|
|
Loading…
Reference in a new issue