patrick/zephyr
1
0
Fork 0
Code Issues Pull requests Actions 8 Packages Projects Releases Wiki Activity

soc: st: stm32: adding option to enable prefetch buffer

Browse source 
For more effective code execution on STM32 devices is convenient
 to enable flash prefetch buffer.
To be enabled by default, possible to disable using kconfig.

Signed-off-by: Lubos Koudelka <lubos.koudelka@st.com>
This commit is contained in:
Lubos Koudelka 2024-04-22 13:54:31 +02:00 committed by Carles Cufí
parent 46ff1dff56
commit c80ace50f4
3 changed files with 9 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
soc/st/stm32/Kconfig
View file

@ -47,6 +47,9 @@ config SWJ_ANALOG_PRIORITY
This priority must be greater than GPIO_INIT_PRIORITY and lower than This priority must be greater than GPIO_INIT_PRIORITY and lower than
UART_INIT_PRIORITY. UART_INIT_PRIORITY.
config STM32_FLASH_PREFETCH
bool "Flash prefetch buffer"
choice POWER_SUPPLY_CHOICE choice POWER_SUPPLY_CHOICE
prompt "STM32 power supply configuration" prompt "STM32 power supply configuration"
default POWER_SUPPLY_LDO default POWER_SUPPLY_LDO

3
soc/st/stm32/stm32wbax/Kconfig.defconfig
View file

@ -10,6 +10,9 @@ rsource "Kconfig.defconfig.stm32wba*"
config STM32_LPTIM_TIMER config STM32_LPTIM_TIMER
default y if PM default y if PM
config STM32_FLASH_PREFETCH
default y
choice BT_HCI_BUS_TYPE choice BT_HCI_BUS_TYPE
default BT_STM32WBA default BT_STM32WBA
depends on BT depends on BT

3
soc/st/stm32/stm32wbax/soc.c
View file

@ -37,6 +37,9 @@ int stm32wba_init(void)
/* Enable instruction cache in 1-way (direct mapped cache) */ /* Enable instruction cache in 1-way (direct mapped cache) */
LL_ICACHE_SetMode(LL_ICACHE_1WAY); LL_ICACHE_SetMode(LL_ICACHE_1WAY);
LL_ICACHE_Enable(); LL_ICACHE_Enable();
#ifdef CONFIG_STM32_FLASH_PREFETCH
__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
/* Update CMSIS SystemCoreClock variable (HCLK) */ /* Update CMSIS SystemCoreClock variable (HCLK) */
/* At reset, system core clock is set to 16 MHz from HSI */ /* At reset, system core clock is set to 16 MHz from HSI */