soc: enables flash on LPC55xxx SoCs
Enables IAP Flash Controller device on LPC55xxx SoCs. Signed-off-by: Andrei Gansari <andrei.gansari@nxp.com>
This commit is contained in:
parent
5ac450ecc4
commit
c9301ad8a3
|
@ -29,4 +29,11 @@ config UART_MCUX_FLEXCOMM
|
||||||
|
|
||||||
endif # SERIAL
|
endif # SERIAL
|
||||||
|
|
||||||
|
if FLASH
|
||||||
|
|
||||||
|
config SOC_FLASH_MCUX
|
||||||
|
default y
|
||||||
|
|
||||||
|
endif # FLASH
|
||||||
|
|
||||||
endif # SOC_LPC55S69_CPU0
|
endif # SOC_LPC55S69_CPU0
|
||||||
|
|
|
@ -15,6 +15,7 @@ config SOC_LPC55S69_CPU0
|
||||||
select CPU_HAS_FPU
|
select CPU_HAS_FPU
|
||||||
select ARMV8_M_DSP
|
select ARMV8_M_DSP
|
||||||
select ARM_SECURE_FIRMWARE
|
select ARM_SECURE_FIRMWARE
|
||||||
|
select HAS_MCUX_IAP
|
||||||
|
|
||||||
config SOC_LPC55S69_CPU1
|
config SOC_LPC55S69_CPU1
|
||||||
bool "SOC_LPC55S69 M33 [CPU 1]"
|
bool "SOC_LPC55S69 M33 [CPU 1]"
|
||||||
|
|
|
@ -8,4 +8,6 @@
|
||||||
|
|
||||||
#define DT_NUM_IRQ_PRIO_BITS DT_ARM_V8M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
|
#define DT_NUM_IRQ_PRIO_BITS DT_ARM_V8M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
|
||||||
|
|
||||||
|
#define DT_FLASH_DEV_NAME DT_INST_0_NXP_LPC_IAP_LABEL
|
||||||
|
|
||||||
/* End of SoC Level DTS fixup file */
|
/* End of SoC Level DTS fixup file */
|
||||||
|
|
Loading…
Reference in a new issue