counter: Add counter support for rt600

Add counter support using the RTC for RT600

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
This commit is contained in:
Mahesh Mahadevan 2021-05-13 16:16:10 -05:00 committed by Christopher Friedt
parent 5c818f7f55
commit db162bb05d
6 changed files with 24 additions and 0 deletions

View file

@ -85,6 +85,8 @@ features:
+-----------+------------+-------------------------------------+
| HWINFO | on-chip | Unique device serial number |
+-----------+------------+-------------------------------------+
| RTC | on-chip | counter |
+-----------+------------+-------------------------------------+
The default configuration can be found in the defconfig file:

View file

@ -114,6 +114,10 @@
status = "okay";
};
&rtc {
status = "okay";
};
&flexcomm0 {
compatible = "nxp,lpc-usart";
status = "okay";

View file

@ -214,6 +214,14 @@
status = "disabled";
label = "OS_TIMER";
};
rtc: rtc@30000 {
compatible = "nxp,lpc-rtc";
reg = <0x30000 0x1000>;
interrupts = <32 0>;
status = "disabled";
label = "RTC_0";
};
};
&nvic {

View file

@ -148,6 +148,11 @@ config HAS_MCUX_RTC
help
Set if the real time clock (RTC) modules is present in the SoC.
config HAS_MCUX_LPC_RTC
bool
help
Set if the LPC real time clock (RTC) modules is present in the SoC.
config HAS_MCUX_SCG
bool
help

View file

@ -54,4 +54,8 @@ config SYS_CLOCK_HW_CYCLES_PER_SEC
endif # CORTEX_M_SYSTICK
config COUNTER_MCUX_LPC_RTC
default y
depends on COUNTER
endif # SOC_MIMXRT685S_CM33

View file

@ -22,6 +22,7 @@ config SOC_MIMXRT685S_CM33
select HAS_MCUX_CACHE
select HAS_MCUX_LPC_DMA
select HAS_MCUX_OS_TIMER
select HAS_MCUX_LPC_RTC
select INIT_SYS_PLL
endchoice