35ecdf8af1
soc_register.h is available in most of stm32 series. It is sometime empty or contains includes to flash_registers.h, which is included directly with direct reference in flash driver. soc_register.h is also included in stm32 clock drivers, but this driver do not use direct reference to any register anymore. Clean up these files. Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
43 lines
901 B
C
43 lines
901 B
C
/*
|
|
*
|
|
* Copyright (c) 2019 Linaro Limited.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
|
|
#include <soc.h>
|
|
#include <clock_control.h>
|
|
#include <misc/util.h>
|
|
#include <clock_control/stm32_clock_control.h>
|
|
#include "clock_stm32_ll_common.h"
|
|
|
|
#ifdef CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL
|
|
|
|
/* Macros to fill up division factors values */
|
|
#define _pllm(v) LL_RCC_PLLM_DIV_ ## v
|
|
#define pllm(v) _pllm(v)
|
|
|
|
#define _pllr(v) LL_RCC_PLLR_DIV_ ## v
|
|
#define pllr(v) _pllr(v)
|
|
|
|
|
|
/**
|
|
* @brief fill in pll configuration structure
|
|
*/
|
|
void config_pll_init(LL_UTILS_PLLInitTypeDef *pllinit)
|
|
{
|
|
pllinit->PLLM = pllm(CONFIG_CLOCK_STM32_PLL_M_DIVISOR);
|
|
pllinit->PLLN = CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER;
|
|
pllinit->PLLR = pllr(CONFIG_CLOCK_STM32_PLL_R_DIVISOR);
|
|
}
|
|
#endif /* CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL */
|
|
|
|
/**
|
|
* @brief Activate default clocks
|
|
*/
|
|
void config_enable_default_clocks(void)
|
|
{
|
|
/* Nothing for now */
|
|
}
|