47bb8c14dc
Update clock_control drivers to use DT_HAS_<compat>_ENABLED Kconfig symbol to expose the driver and enable it by default based on devicetree. We remove 'depend on' Kconfig for symbols that would be implied by the devicetree node existing. Signed-off-by: Kumar Gala <galak@kernel.org>
42 lines
917 B
Plaintext
42 lines
917 B
Plaintext
# LPC11U6X MCU clock control driver config
|
|
|
|
# Copyright (c) 2020 Seagate
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
menuconfig CLOCK_CONTROL_LPC11U6X
|
|
bool "LPC11U6X Reset and clock control"
|
|
default y
|
|
depends on DT_HAS_NXP_LPC11U6X_SYSCON_ENABLED
|
|
help
|
|
Enable driver for reset and clock control used in
|
|
LPC11U6X MCUs
|
|
|
|
if CLOCK_CONTROL_LPC11U6X
|
|
|
|
config CLOCK_CONTROL_LPC11U6X_ENABLE_SRAM1
|
|
bool "SRAM1"
|
|
help
|
|
Enable SRAM1
|
|
|
|
config CLOCK_CONTROL_LPC11U6X_ENABLE_USB_RAM
|
|
bool "USB RAM"
|
|
help
|
|
Enable USB RAM
|
|
|
|
choice CLOCK_CONTROL_LPC11U6X_PLL_SRC
|
|
prompt "LPC11U6X PLL Clock source"
|
|
|
|
config CLOCK_CONTROL_LPC11U6X_PLL_SRC_IRC
|
|
bool "IRC"
|
|
help
|
|
Use the internal oscillator as the clock source for the PLL
|
|
|
|
config CLOCK_CONTROL_LPC11U6X_PLL_SRC_SYSOSC
|
|
bool "SYSOSC"
|
|
help
|
|
Use the system oscillator as the clock source for the PLL
|
|
|
|
endchoice # CLOCK_CONTROL_LPC11U6X_PLL_SRC
|
|
|
|
endif # CLOCK_CONTROL_LPC11U6X
|