a88808fc9a
Add watchdog overlays and necessary metadata to support Intel Alder Lake boards. Signed-off-by: Johan Hedberg <johan.hedberg@intel.com>
123 lines
2.3 KiB
Plaintext
123 lines
2.3 KiB
Plaintext
/*
|
|
* Copyright (c) 2023 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include "skeleton.dtsi"
|
|
#include <zephyr/dt-bindings/interrupt-controller/intel-ioapic.h>
|
|
#include <zephyr/dt-bindings/i2c/i2c.h>
|
|
#include <zephyr/dt-bindings/pcie/pcie.h>
|
|
|
|
/ {
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "intel,alder_lake";
|
|
d-cache-line-size = <64>;
|
|
reg = <0>;
|
|
};
|
|
|
|
};
|
|
|
|
dram0: memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x0 DT_DRAM_SIZE>;
|
|
};
|
|
|
|
intc: ioapic@fec00000 {
|
|
compatible = "intel,ioapic";
|
|
reg = <0xfec00000 0x1000>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
};
|
|
|
|
pcie0: pcie0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "intel,pcie";
|
|
ranges;
|
|
|
|
smbus0: smbus0 {
|
|
compatible = "intel,pch-smbus";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
vendor-id = <0x8086>;
|
|
device-id = <0x54a3>;
|
|
interrupts = <16 IRQ_TYPE_LOWEST_LEVEL_LOW 3>;
|
|
interrupt-parent = <&intc>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
uart0: uart0 {
|
|
compatible = "ns16550";
|
|
|
|
vendor-id = <0x8086>;
|
|
device-id = <0x54a8>;
|
|
|
|
clock-frequency = <1843200>;
|
|
current-speed = <115200>;
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>;
|
|
interrupt-parent = <&intc>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart1: uart1 {
|
|
compatible = "ns16550";
|
|
vendor-id = <0x8086>;
|
|
device-id = <0x54A9>;
|
|
clock-frequency = <1843200>;
|
|
current-speed = <115200>;
|
|
reg-shift = <2>;
|
|
interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>;
|
|
interrupt-parent = <&intc>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
ranges;
|
|
|
|
uart0_legacy: uart@3f8 {
|
|
compatible = "ns16550";
|
|
reg = <0x000003f8 0x100>;
|
|
clock-frequency = <1843200>;
|
|
interrupts = <4 IRQ_TYPE_LOWEST_EDGE_RISING 3>;
|
|
interrupt-parent = <&intc>;
|
|
reg-shift = <0>;
|
|
status = "okay";
|
|
};
|
|
|
|
hpet: hpet@fed00000 {
|
|
compatible = "intel,hpet";
|
|
reg = <0xfed00000 0x400>;
|
|
interrupts = <2 IRQ_TYPE_FIXED_EDGE_RISING 4>;
|
|
interrupt-parent = <&intc>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
counter: counter@70 {
|
|
compatible = "motorola,mc146818";
|
|
reg = <0x70 0x0D 0x71 0x0D>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
tco_wdt: tco_wdt@400 {
|
|
compatible = "intel,tco-wdt";
|
|
reg = <0x0400 0x20>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|