6cbc0e0bd9
No-cache SRAM section is currently used for ARM-only builds with support for no-cacheable memory sections (i.e. CONFIG_ARCH_HAS_NOCACHE_MEMORY_SUPPORT) and it holds uninitialized data. This commit properly defines the corresponding linker section using SECTION_DATA_PROLOGUE and GROUP_DATA_LINK_IN macros. Signed-off-by: Ioannis Glaropoulos <Ioannis.Glaropoulos@nordicsemi.no>
21 lines
506 B
Plaintext
21 lines
506 B
Plaintext
/*
|
|
* Copyright (c) 2019 Nordic Semiconductor ASA
|
|
* Copyright (c) 2019 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/* Copied from linker.ld */
|
|
|
|
/* Non-cached region of RAM */
|
|
SECTION_DATA_PROLOGUE(_NOCACHE_SECTION_NAME,(NOLOAD),)
|
|
{
|
|
MPU_ALIGN(_nocache_ram_size);
|
|
_nocache_ram_start = .;
|
|
*(.nocache)
|
|
*(".nocache.*")
|
|
MPU_ALIGN(_nocache_ram_size);
|
|
_nocache_ram_end = .;
|
|
} GROUP_DATA_LINK_IN(RAMABLE_REGION, RAMABLE_REGION)
|
|
_nocache_ram_size = _nocache_ram_end - _nocache_ram_start;
|