2dcbb0ee3f
These options are meant to be selected by SoC series supporting (C|P)LIC. Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
17 lines
432 B
Plaintext
17 lines
432 B
Plaintext
# Copyright (c) 2023 Meta
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config SOC_RISCV32_VIRTUAL_RENODE
|
|
bool "Renode RISCV32 Virtual system implementation"
|
|
select RISCV
|
|
select RISCV_PRIVILEGED
|
|
select ATOMIC_OPERATIONS_BUILTIN
|
|
select INCLUDE_RESET_VECTOR
|
|
select RISCV_ISA_RV32I
|
|
select RISCV_ISA_EXT_M
|
|
select RISCV_ISA_EXT_A
|
|
select RISCV_ISA_EXT_C
|
|
select RISCV_ISA_EXT_ZICSR
|
|
select RISCV_ISA_EXT_ZIFENCEI
|
|
select RISCV_HAS_PLIC
|