7b209eee0a
Add a test to check if vecbase register was properly locked. Signed-off-by: Flavio Ceolin <flavio.ceolin@intel.com> |
||
---|---|---|
.. | ||
altera_max10 | ||
espressif_esp32/cache_coex | ||
frdm_k64f/i2c | ||
intel_adsp | ||
mec15xxevb_assy6853 | ||
mec172xevb_assy6906 | ||
native_sim | ||
nrf52_bsim/egu |