81822e0501
Add initial version of Infineon CAT1 clock control driver. - supports clock initialization based on board DT configuration. Added initial version of system_clocks.dtsi for Infineon PSoC 6 SOC. Includes: clk_imo, path_mux0..4, fll0, pll0, clk_hf0..4, clk_fast, clk_slow and clk_peri. Signed-off-by: Nazar Palamar <nazar.palamar@infineon.com>
13 lines
415 B
Plaintext
13 lines
415 B
Plaintext
# Infineon CAT1 clock control driver
|
|
|
|
# Copyright (c) 2022 Cypress Semiconductor Corporation (an Infineon company) or
|
|
# an affiliate of Cypress Semiconductor Corporation
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config CLOCK_CONTROL_INFINEON_CAT1
|
|
bool "Infineon CAT1 clock control driver"
|
|
default y
|
|
depends on SOC_FAMILY_INFINEON_CAT1
|
|
help
|
|
This option enables the clock control driver for Infineon CAT1 family.
|