2019-04-06 15:08:09 +02:00
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
2017-10-27 20:16:06 +02:00
|
|
|
CONFIG_SOC_SERIES_STM32L4X=y
|
2019-06-17 12:11:12 +02:00
|
|
|
CONFIG_SOC_STM32L476XX=y
|
2017-10-27 20:16:06 +02:00
|
|
|
# 80MHz system clock
|
|
|
|
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=80000000
|
|
|
|
|
2020-06-05 22:20:43 +02:00
|
|
|
# Enable MPU
|
|
|
|
CONFIG_ARM_MPU=y
|
|
|
|
|
2017-10-27 20:16:06 +02:00
|
|
|
# enable uart driver
|
|
|
|
CONFIG_SERIAL=y
|
|
|
|
|
|
|
|
# enable pinmux
|
|
|
|
CONFIG_PINMUX=y
|
|
|
|
|
2017-12-28 20:01:28 +01:00
|
|
|
# enable GPIO
|
2017-10-27 20:16:06 +02:00
|
|
|
CONFIG_GPIO=y
|
|
|
|
|
|
|
|
# clock configuration
|
|
|
|
CONFIG_CLOCK_CONTROL=y
|
|
|
|
# SYSCLK selection
|
|
|
|
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
|
|
|
# PLL configuration
|
2017-12-14 14:14:03 +01:00
|
|
|
CONFIG_CLOCK_STM32_PLL_SRC_HSI=y
|
2017-10-27 20:16:06 +02:00
|
|
|
# produce 80MHz clock at PLL output
|
|
|
|
CONFIG_CLOCK_STM32_PLL_M_DIVISOR=1
|
|
|
|
CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER=20
|
|
|
|
CONFIG_CLOCK_STM32_PLL_P_DIVISOR=7
|
|
|
|
CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=2
|
|
|
|
CONFIG_CLOCK_STM32_PLL_R_DIVISOR=4
|
|
|
|
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
|
|
|
|
CONFIG_CLOCK_STM32_APB1_PRESCALER=1
|
|
|
|
CONFIG_CLOCK_STM32_APB2_PRESCALER=1
|
|
|
|
|
|
|
|
# console
|
|
|
|
CONFIG_CONSOLE=y
|
|
|
|
CONFIG_UART_CONSOLE=y
|