intel_adsp: adsp_memory: update mtl memory definitions
This commit updates the device tree and memory header file for the Intel MTPM 1.5 platform to define the LSBPM and HSBPM registers. Changes include: - Added node definitions for 'lsbpm' and 'hsbpm' in intel_adsp_ace15_mtpm.dtsi - Updated adsp_memory.h Signed-off-by: Damian Nikodem <damian.nikodem@intel.com>
This commit is contained in:
parent
6fe16960fd
commit
6205f82d4f
|
@ -110,6 +110,17 @@
|
|||
};
|
||||
|
||||
soc {
|
||||
|
||||
lsbpm: lsbpm@71d80 {
|
||||
compatible = "intel,adsp-lsbpm";
|
||||
reg = <0x71d80 0x0008>;
|
||||
};
|
||||
|
||||
hsbpm: hsbpm@17a800 {
|
||||
compatible = "intel,adsp-hsbpm";
|
||||
reg = <0x17a800 0x0008>;
|
||||
};
|
||||
|
||||
core_intc: core_intc@0 {
|
||||
compatible = "cdns,xtensa-core-intc";
|
||||
reg = <0x00 0x400>;
|
||||
|
|
|
@ -161,17 +161,17 @@ struct ace_lpsram_regs {
|
|||
#endif
|
||||
|
||||
/* These registers are for the L2 HP SRAM bank power management control and status.*/
|
||||
#define L2HSBPM_REG 0x17A800
|
||||
#define L2HSBPM_REG_SIZE 0x0008
|
||||
#define L2_HSBPM_BASE (DT_REG_ADDR(DT_NODELABEL(hsbpm)))
|
||||
#define L2_HSBPM_SIZE (DT_REG_SIZE(DT_NODELABEL(hsbpm)))
|
||||
|
||||
#define HPSRAM_REGS(block_idx) ((volatile struct ace_hpsram_regs *const) \
|
||||
(L2HSBPM_REG + L2HSBPM_REG_SIZE * (block_idx)))
|
||||
(L2_HSBPM_BASE + L2_HSBPM_SIZE * (block_idx)))
|
||||
|
||||
/* These registers are for the L2 LP SRAM bank power management control and status.*/
|
||||
#define L2LSBPM_REG 0x71D80
|
||||
#define L2LSBPM_REG_SIZE 0x0008
|
||||
#define L2_LSBPM_BASE (DT_REG_ADDR(DT_NODELABEL(lsbpm)))
|
||||
#define L2_LSBPM_SIZE (DT_REG_SIZE(DT_NODELABEL(lsbpm)))
|
||||
|
||||
#define LPSRAM_REGS(block_idx) ((volatile struct ace_lpsram_regs *const) \
|
||||
(L2LSBPM_REG + L2LSBPM_REG_SIZE * (block_idx)))
|
||||
(L2_LSBPM_BASE + L2_LSBPM_SIZE * (block_idx)))
|
||||
|
||||
#endif /* ZEPHYR_SOC_INTEL_ADSP_MEMORY_H_ */
|
||||
|
|
Loading…
Reference in a new issue