patrick/zephyr
1
0
Fork 0
Code Issues Pull requests Actions 8 Packages Projects Releases Wiki Activity

intel_adsp: adsp_memory: update mtl memory definitions

Browse source 
This commit updates the device tree and memory header file
for the Intel MTPM 1.5 platform to define the LSBPM and
HSBPM registers.

Changes include:
- Added node definitions for 'lsbpm' and 'hsbpm' in
intel_adsp_ace15_mtpm.dtsi
- Updated adsp_memory.h

Signed-off-by: Damian Nikodem <damian.nikodem@intel.com>
This commit is contained in:
Damian Nikodem 2024-04-08 13:33:42 +02:00 committed by Alberto Escolar
parent 6fe16960fd
commit 6205f82d4f
2 changed files with 17 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
dts/xtensa/intel/intel_adsp_ace15_mtpm.dtsi
View file

@ -110,6 +110,17 @@
}; };
soc { soc {
lsbpm: lsbpm@71d80 {
compatible = "intel,adsp-lsbpm";
reg = <0x71d80 0x0008>;
};
hsbpm: hsbpm@17a800 {
compatible = "intel,adsp-hsbpm";
reg = <0x17a800 0x0008>;
};
core_intc: core_intc@0 { core_intc: core_intc@0 {
compatible = "cdns,xtensa-core-intc"; compatible = "cdns,xtensa-core-intc";
reg = <0x00 0x400>; reg = <0x00 0x400>;

12
soc/intel/intel_adsp/ace/include/ace15_mtpm/adsp_memory.h
View file

@ -161,17 +161,17 @@ struct ace_lpsram_regs {
#endif #endif
/* These registers are for the L2 HP SRAM bank power management control and status.*/ /* These registers are for the L2 HP SRAM bank power management control and status.*/
#define L2HSBPM_REG 0x17A800 #define L2_HSBPM_BASE (DT_REG_ADDR(DT_NODELABEL(hsbpm)))
#define L2HSBPM_REG_SIZE 0x0008 #define L2_HSBPM_SIZE (DT_REG_SIZE(DT_NODELABEL(hsbpm)))
#define HPSRAM_REGS(block_idx) ((volatile struct ace_hpsram_regs *const) \ #define HPSRAM_REGS(block_idx) ((volatile struct ace_hpsram_regs *const) \
(L2HSBPM_REG + L2HSBPM_REG_SIZE * (block_idx))) (L2_HSBPM_BASE + L2_HSBPM_SIZE * (block_idx)))
/* These registers are for the L2 LP SRAM bank power management control and status.*/ /* These registers are for the L2 LP SRAM bank power management control and status.*/
#define L2LSBPM_REG 0x71D80 #define L2_LSBPM_BASE (DT_REG_ADDR(DT_NODELABEL(lsbpm)))
#define L2LSBPM_REG_SIZE 0x0008 #define L2_LSBPM_SIZE (DT_REG_SIZE(DT_NODELABEL(lsbpm)))
#define LPSRAM_REGS(block_idx) ((volatile struct ace_lpsram_regs *const) \ #define LPSRAM_REGS(block_idx) ((volatile struct ace_lpsram_regs *const) \
(L2LSBPM_REG + L2LSBPM_REG_SIZE * (block_idx))) (L2_LSBPM_BASE + L2_LSBPM_SIZE * (block_idx)))
#endif /* ZEPHYR_SOC_INTEL_ADSP_MEMORY_H_ */ #endif /* ZEPHYR_SOC_INTEL_ADSP_MEMORY_H_ */