zephyr/soc/riscv
Greter Raffael 33ffe001f8 linker: Generate snippets files for dtcm and itcm
This allows to link code and data blocks, e.g. the vector table, into
tightly coupled memory using `zephyr_linker_sources`.

Signed-off-by: Greter Raffael <rgreter@baumer.com>
2024-01-24 22:10:11 -06:00
..
andes_v5 linker: Generate snippets files for dtcm and itcm 2024-01-24 22:10:11 -06:00
common arch: riscv: make __soc_is_irq optional 2024-01-23 09:57:57 +01:00
efinix_sapphire soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
espressif_esp32 arch: riscv: make __soc_is_irq optional 2024-01-23 09:57:57 +01:00
gd_gd32 soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
intel_niosv soc: riscv: remove empty soc.h files 2024-01-19 15:13:53 +00:00
ite_ec ITE: drivers/gpio: Add keyboard-controller property 2024-01-24 21:48:12 +01:00
litex_vexriscv soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
microchip_miv soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
neorv32 soc: riscv: riscv-privileged: drop soc_common.h 2024-01-15 09:58:03 +01:00
openisa_rv32m1 arch: riscv: make __soc_is_irq optional 2024-01-23 09:57:57 +01:00
opentitan soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
renode_virt soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
sifive_freedom soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
starfive_jh71xx soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
telink_tlsr soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
virt soc: riscv: make RISCV_HAS_(C|P)LIC promptless 2024-01-23 09:57:57 +01:00
CMakeLists.txt soc: riscv: move privileged code to common folder 2024-01-09 09:40:07 +01:00