2ca6ffcd79
This is Intel's proprietary IP which supply the clock for all the system peripherals. Clock manager is initialized only one time during boot up by FSBL (ATF BL2) based on external user settings. Signed-off-by: Girisha Dengi <girisha.dengi@intel.com>
10 lines
288 B
Plaintext
10 lines
288 B
Plaintext
# Copyright (C) 2023, Intel Corporation
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config CLOCK_CONTROL_AGILEX5
|
|
bool "Agilex5 SoCFPGA clock control driver"
|
|
default y
|
|
depends on DT_HAS_INTEL_AGILEX5_CLOCK_ENABLED
|
|
help
|
|
This option enables the clock driver for Intel Agilex5 SoCFPGA SOC.
|