zephyr/dts/arm/atmel/samc21.dtsi
Henrik Brix Andersen 41960ab366 dts: bindings: can: remove optional sample point properties
Remove all optional, initial CAN sample point properties and rely on the
CAN timing calculations to automatically pick the preferred sample point
location based on the initial bitrate.

Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
2024-03-17 15:36:19 +01:00

72 lines
1.5 KiB
Plaintext

/*
* Copyright (c) 2022 Kamil Serwus
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <atmel/samc2x.dtsi>
/ {
aliases {
sercom-4 = &sercom4;
sercom-5 = &sercom5;
};
soc {
adc1: adc@42004800 {
compatible = "atmel,sam0-adc";
status = "disabled";
reg = <0x42004800 0x30>;
interrupts = <26 0>;
interrupt-names = "resrdy";
clocks = <&gclk 34>, <&mclk 0x1c 18>;
clock-names = "GCLK", "MCLK";
gclk = <0>;
prescaler = <4>;
#io-channel-cells = <1>;
};
sercom4: sercom@42001400 {
compatible = "atmel,sam0-sercom";
reg = <0x42001400 0x40>;
interrupts = <13 0>;
clocks = <&gclk 23>, <&mclk 0x1c 5>;
clock-names = "GCLK", "MCLK";
status = "disabled";
};
sercom5: sercom@42001800 {
compatible = "atmel,sam0-sercom";
reg = <0x42001800 0x40>;
interrupts = <14 0>;
clocks = <&gclk 25>, <&mclk 0x1c 6>;
clock-names = "GCLK", "MCLK";
status = "disabled";
};
can0: can@42001c00 {
compatible = "atmel,sam0-can";
reg = <0x42001c00 0x100>;
interrupts = <15 0>;
interrupt-names = "int0";
clocks = <&gclk 26>, <&mclk 0x10 8>;
clock-names = "GCLK", "MCLK";
bosch,mram-cfg = <0x0 28 8 3 3 0 1 1>;
divider = <12>;
status = "disabled";
};
can1: can@42002000 {
compatible = "atmel,sam0-can";
reg = <0x42002000 0x100>;
interrupts = <16 0>;
interrupt-names = "int0";
clocks = <&gclk 27>, <&mclk 0x10 9>;
clock-names = "GCLK", "MCLK";
bosch,mram-cfg = <0x0 28 8 3 3 0 1 1>;
divider = <12>;
status = "disabled";
};
};
};