ed9cb841c3
Refactors all of the clock control drivers to use a shared driver class initialization priority configuration, CONFIG_CLOCK_CONTROL_INIT_PRIORITY, to allow configuring clock control drivers separately from other devices. This is similar to other driver classes like I2C and SPI. Most drivers previously used CONFIG_KERNEL_INIT_PRIORITY_OBJECTS or CONFIG_KERNEL_INIT_PRIORITY_DEVICE, therefore the default for this new option is the lower of the two, which means earlier initialization. The even lower defaults for STM32 and Arm Beetle are preserved by SoC-family level overrides. Signed-off-by: Maureen Helm <maureen.helm@intel.com>
32 lines
708 B
Plaintext
32 lines
708 B
Plaintext
# Beetle MCU clock control driver config
|
|
|
|
# Copyright (c) 2016 Linaro Limited.
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
if SOC_FAMILY_ARM
|
|
|
|
menuconfig CLOCK_CONTROL_BEETLE
|
|
bool "BEETLE Clock Control"
|
|
depends on SOC_SERIES_BEETLE
|
|
default y if SOC_SERIES_BEETLE
|
|
help
|
|
Enable driver for Reset & Clock Control subsystem found
|
|
in STM32F4 family of MCUs
|
|
|
|
config ARM_CLOCK_CONTROL_DEV_NAME
|
|
string "Clock Config Device name"
|
|
default "CLOCK_CONTROL_0"
|
|
depends on CLOCK_CONTROL_BEETLE
|
|
help
|
|
Configure Clock Config Device name
|
|
|
|
config CLOCK_CONTROL_BEETLE_ENABLE_PLL
|
|
bool "Enable PLL on Beetle"
|
|
depends on SOC_SERIES_BEETLE
|
|
help
|
|
Enable PLL on Beetle.
|
|
|
|
Select n if not sure.
|
|
|
|
endif # SOC_FAMILY_ARM
|