| .. |
|
espressif
|
esp32/s2/c3: dts: uart: remove peripheral property
|
2022-04-20 13:27:47 +02:00 |
|
gigadevice
|
dts: riscv: gigadevice: gd32vf103: add spi1
|
2022-04-22 09:45:07 +02:00 |
|
ite
|
ITE drivers/interrupt_controller: add wuc interface
|
2022-03-21 16:35:03 -07:00 |
|
starfive
|
boards: risc-v: add BeagleV Starlight JH7100 board support
|
2021-06-22 08:45:00 -04:00 |
|
andes_v5_ae350.dtsi
|
dts: riscv: add DTS and related bindings of andes_ae350 soc
|
2021-08-30 13:40:14 -04:00 |
|
it8xxx2-alts-map.dtsi
|
ITE: drivers/adc: implement ADC channels 13-16
|
2022-03-04 09:03:04 -06:00 |
|
it8xxx2.dtsi
|
dts: bindings: pwm: ite,it8xxx2-pwm: add PWM period cell
|
2022-04-24 19:48:43 +02:00 |
|
microsemi-miv.dtsi
|
dts: bindings: add IRQ priority support for SiFive PLIC
|
2021-01-14 12:43:58 -06:00 |
|
neorv32.dtsi
|
dts: riscv: neorv32: add trng devicetree node
|
2021-10-26 17:53:15 -04:00 |
|
riscv32-fe310.dtsi
|
dts: riscv: riscv32-fe310: include PWM dt-bindings
|
2022-04-28 10:25:16 +02:00 |
|
riscv32-litex-vexriscv.dtsi
|
dts: riscv32-litex-vexriscv.dtsi: drop 'spinalhdl' compatible
|
2021-08-17 17:51:57 -04:00 |
|
riscv64-fu540.dtsi
|
soc: riscv: sifive-freedom: Get coreclk and peripheral clock from DTS.
|
2022-04-05 12:00:03 +02:00 |
|
riscv64-fu740.dtsi
|
soc: riscv: sifive-freedom: Get coreclk and peripheral clock from DTS.
|
2022-04-05 12:00:03 +02:00 |
|
rv32m1.dtsi
|
dts: riscv: rv32m1: include PWM dt-bindings by default
|
2022-04-22 10:41:30 -05:00 |
|
rv32m1_ri5cy.dtsi
|
soc: riscv: openisa_rv32m1: Convert from Kconfig to DT_NODELABEL
|
2020-04-10 14:38:04 -05:00 |
|
rv32m1_zero_riscy.dtsi
|
soc: riscv: openisa_rv32m1: Convert from Kconfig to DT_NODELABEL
|
2020-04-10 14:38:04 -05:00 |
|
telink_b91.dtsi
|
dts: bindings: pwm: telink,b91-pwm: add PWM period cell
|
2022-04-24 19:48:49 +02:00 |
|
virt.dtsi
|
soc/riscv: add the QEMU "RISC-V VirtIO board"
|
2021-01-15 13:06:33 -05:00 |
6a97940eb8