ad393fbbfa
"RW pinctrl" is clearly SOC specific naming for an IP that is not necessarily constrained to live on one SOC series. Signed-off-by: Declan Snyder <declan.snyder@nxp.com>
10 lines
234 B
Plaintext
10 lines
234 B
Plaintext
# Copyright 2022 NXP
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config PINCTRL_MCI_IO_MUX
|
|
bool "NXP MCI IO MUX Pinctrl Driver"
|
|
default y
|
|
depends on DT_HAS_NXP_MCI_IO_MUX_ENABLED
|
|
help
|
|
Enable pin controller driver for NXP MCI_IO_MUX
|