cfcd92b893
Zephyr PM expects the SoC layer upon wake to unmask interrupts the PM layer masked. MEC172x was re-enabling interrupt globally in the Cortex-M4 but not clearing the mask set by Zephyr PM. This worked in previous Zephyr releases but broke in the latest Zephyr changes. Fixed the SoC to re-enable interrupts globally and call irq_unlock(0) as Zephyr PM does if pm_state_exit_post_ops is not implemented. Tested on MEC172x EVB with PLL clock out pin enabled and verified PLL goes off in deep sleep, system wakes, and interrupts are firing. Signed-off-by: scott worley <scott.worley@microchip.com> |
||
|---|---|---|
| .. | ||
| arc | ||
| arm | ||
| arm64 | ||
| mips | ||
| nios2 | ||
| posix | ||
| riscv | ||
| sparc | ||
| x86 | ||
| xtensa | ||
| Kconfig | ||