patrick/zephyr
1
0
Fork 0
Code Issues Pull requests Actions 8 Packages Projects Releases Wiki Activity
zephyr/drivers/clock_control/Kconfig

92 lines
2.2 KiB
Plaintext
Raw Normal View History

kconfig: Clean up header comments and make them consistent Use this short header style in all Kconfig files: # <description> # <copyright> # <license> ... Also change all <description>s from # Kconfig[.extension] - Foo-related options to just # Foo-related options It's clear enough that it's about Kconfig. The <description> cleanup was done with this command, along with some manual cleanup (big letter at the start, etc.) git ls-files '*Kconfig*' | \ xargs sed -i -E '1 s/#\s*Kconfig[\w.-]*\s*-\s*/# /' Signed-off-by: Ulf Magnusson <Ulf.Magnusson@nordicsemi.no>
2019-11-01 13:45:29 +01:00
# Clock controller driver configuration options
clock: add Quark SE clock control Quark SE provides various clock controllers through its SCSS block. Peripheral, external, sensor, and others. This current drivers provides only the clock gating capability, for peripheral, external and sensor. But it could support divider and more other features once defined in the generic API. Note: such clock has _nothing_ to do with a Real Time Clock (RTC). An RTC provide clock timing like a watch would do. Here the clock controller is about circuit clocking. Change-Id: I1a365ae730dfc6be7686271f7fbb693e64a6ff6f Signed-off-by: Anas Nashif <anas.nashif@intel.com> Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
2015-11-22 03:16:01 +01:00
# Copyright (c) 2015 Intel Corporation
license: Replace Apache boilerplate with SPDX tag Replace the existing Apache 2.0 boilerplate header with an SPDX tag throughout the zephyr code tree. This patch was generated via a script run over the master branch. Also updated doc/porting/application.rst that had a dependency on line numbers in a literal include. Manually updated subsys/logging/sys_log.c that had a malformed header in the original file. Also cleanup several cases that already had a SPDX tag and we either got a duplicate or missed updating. Jira: ZEP-1457 Change-Id: I6131a1d4ee0e58f5b938300c2d2fc77d2e69572c Signed-off-by: David B. Kinder <david.b.kinder@intel.com> Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2017-01-19 02:01:01 +01:00
# SPDX-License-Identifier: Apache-2.0
clock: add Quark SE clock control Quark SE provides various clock controllers through its SCSS block. Peripheral, external, sensor, and others. This current drivers provides only the clock gating capability, for peripheral, external and sensor. But it could support divider and more other features once defined in the generic API. Note: such clock has _nothing_ to do with a Real Time Clock (RTC). An RTC provide clock timing like a watch would do. Here the clock controller is about circuit clocking. Change-Id: I1a365ae730dfc6be7686271f7fbb693e64a6ff6f Signed-off-by: Anas Nashif <anas.nashif@intel.com> Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
2015-11-22 03:16:01 +01:00
#
# Clock controller drivers
#
menuconfig CLOCK_CONTROL
drivers: kconfig: unify menuconfig title strings Unify the drivers/*/Kconfig menuconfig title strings to the format "<class> [(acronym)] [bus] drivers". Including both the full name of the driver class and an acronym makes menuconfig more user friendly as some of the acronyms are less well-known than others. It also improves Kconfig search, both via menuconfig and via the generated Kconfig documentation. Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
2023-03-27 14:55:23 +02:00
bool "Clock controller drivers"
clock: add Quark SE clock control Quark SE provides various clock controllers through its SCSS block. Peripheral, external, sensor, and others. This current drivers provides only the clock gating capability, for peripheral, external and sensor. But it could support divider and more other features once defined in the generic API. Note: such clock has _nothing_ to do with a Real Time Clock (RTC). An RTC provide clock timing like a watch would do. Here the clock controller is about circuit clocking. Change-Id: I1a365ae730dfc6be7686271f7fbb693e64a6ff6f Signed-off-by: Anas Nashif <anas.nashif@intel.com> Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
2015-11-22 03:16:01 +01:00
help
Enable support for hardware clock controller. Such hardware can
provide clock for other subsystem, and thus can be also used for
power efficiency by controlling their clock. Note that this has
nothing to do with RTC.
clock_control/Kconfig: move quark_se entries to separate file Move quark_se clock control entries to separate file. This will help to keep things organized once we add more clock control drivers. Change-Id: Id8f4a94189ab5bbba9b6552777549cf426d79273 Origin: Original Signed-off-by: Maciej Borzecki <maciek.borzecki@gmail.com>
2016-03-05 18:05:57 +01:00
if CLOCK_CONTROL
drivers: clock_control: Refactor drivers to use shared init priority Refactors all of the clock control drivers to use a shared driver class initialization priority configuration, CONFIG_CLOCK_CONTROL_INIT_PRIORITY, to allow configuring clock control drivers separately from other devices. This is similar to other driver classes like I2C and SPI. Most drivers previously used CONFIG_KERNEL_INIT_PRIORITY_OBJECTS or CONFIG_KERNEL_INIT_PRIORITY_DEVICE, therefore the default for this new option is the lower of the two, which means earlier initialization. The even lower defaults for STM32 and Arm Beetle are preserved by SoC-family level overrides. Signed-off-by: Maureen Helm <maureen.helm@intel.com>
2021-10-18 21:45:17 +02:00
config CLOCK_CONTROL_INIT_PRIORITY
int "Clock control init priority"
default KERNEL_INIT_PRIORITY_OBJECTS
help
Clock control driver device initialization priority.
drivers: clock_control: move to new logger Move to new logger subsystem. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2018-09-17 19:21:21 +02:00
module = CLOCK_CONTROL
module-str = clock control
source "subsys/logging/Kconfig.template.log_config"
clock: add Quark SE clock control Quark SE provides various clock controllers through its SCSS block. Peripheral, external, sensor, and others. This current drivers provides only the clock gating capability, for peripheral, external and sensor. But it could support divider and more other features once defined in the generic API. Note: such clock has _nothing_ to do with a Real Time Clock (RTC). An RTC provide clock timing like a watch would do. Here the clock controller is about circuit clocking. Change-Id: I1a365ae730dfc6be7686271f7fbb693e64a6ff6f Signed-off-by: Anas Nashif <anas.nashif@intel.com> Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
2015-11-22 03:16:01 +01:00
drivers: clock control: rename Kconfig.nrf5 to Kconfig.nrf Renaming Kconfig.nrf5 to Kconfig.nrf in the wake of extending the use of the nRF clock control driver to both nRF5 and nRF91 SOC series. Signed-off-by: Ioannis Glaropoulos <Ioannis.Glaropoulos@nordicsemi.no>
2019-01-15 11:00:25 +01:00
source "drivers/clock_control/Kconfig.nrf"
clock/stm32: add STM32F107 reset and clock control Change-Id: If2280187c866c130212ea22c3d406501f37133b2 Signed-off-by: Adam Podogrocki <adam.podogrocki@rndity.com>
2016-10-28 12:46:50 +02:00
clock control:stm32: provide STM32Cube LL based driver This new clock control driver aims at providing a lightweight generic driver to the whole stm32 family. Driver is based on LL Cube API and hence is for now available only for STM32 supporting this API: stm32f3xx and stm32l4xx. Other families should be supported soon. Once globally supported, this unique driver will also help reducing the impact of stm32 clock control heterogeneity in other drivers. Change-Id: Id15a8d0d44f03809b2907ef10d6877700459e674 Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
2017-01-23 17:45:42 +01:00
source "drivers/clock_control/Kconfig.stm32"
clock_control: Add Beetle clock_control This patch adds the clock_control implementation for the ARM LTD Beetle platform. The main features enabled are: * Clock on and off in ACTIVE, SLEEP and DEEPSLEEP mode. * PLL support (freq: 12, 36, 48 Mhz). The integration with the existing drivers will be done in future patches. Jira: ZEP-1300 Change-Id: I07cb2325275bd86a036e8e24aeb7bbf2c6176a93 Signed-off-by: Vincenzo Frascino <vincenzo.frascino@linaro.org>
2016-11-03 12:12:06 +01:00
source "drivers/clock_control/Kconfig.beetle"
drivers: clock_control: Add clock_fixed_rate driver Add fixed-clock clock control driver. This is a first step towards making fixed-clocks a first-class citizen in the clock control framework. Since the change is hidden behind a Kconfig enable this is opt-in for now. Signed-off-by: Moritz Fischer <moritzf@google.com>
2022-06-09 21:27:44 +02:00
source "drivers/clock_control/Kconfig.fixed"
drivers: clock_control: lpc11u6x: Add support for clock controller This commit adds basic support for the clock controller used in lpc11u6x MCUs. Signed-off-by: Maxime Bittan <maxime.bittan@seagate.com> Signed-off-by: Simon Guinot <simon.guinot@seagate.com>
2020-03-31 16:45:26 +02:00
source "drivers/clock_control/Kconfig.lpc11u6x"
clock_control: Introduce mcux ccm driver Adds a new clock control driver for i.MX SoCs that have the clock control module (CCM). Signed-off-by: Maureen Helm <maureen.helm@nxp.com>
2017-08-28 21:09:55 +02:00
source "drivers/clock_control/Kconfig.mcux_ccm"
drivers: clock_control: add ccm driver for rt117x - add ccm driver for rt117x Signed-off-by: Ryan QIAN <jianghao.qian@nxp.com>
2020-12-04 03:10:25 +01:00
source "drivers/clock_control/Kconfig.mcux_ccm_rev2"
drivers: clock_control: mcux_mcg: add driver for NXP Kinetis MCG Add driver shim for the NXP Kinetis Multipurpose Clock Generator (MCG) module. Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
2019-05-19 23:39:32 +02:00
source "drivers/clock_control/Kconfig.mcux_mcg"
clock_control: introduce mcux pcc driver Add a new clock control driver for NXP Kinetis SoCs that have the Peripheral Clock Controller module (PCC). Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
2019-05-03 09:11:26 +02:00
source "drivers/clock_control/Kconfig.mcux_pcc"
drivers: clock_control: mcux_scg: add NXP MCUX SCG clock control driver Add clock controller driver for the NXP Kinetis System Clock Generator (SCG) clock module. Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
2019-06-16 22:16:35 +02:00
source "drivers/clock_control/Kconfig.mcux_scg"
clock_control: Introduce mcux sim driver Adds a new clock control driver for Kinetis SoCs that have the system integration (SIM) module. This will allow mcux shim drivers, such as uart and i2c, to abstract the call to CLOCK_GetFreq() behind the clock_control interface and thus be reused for SoCs with different clock architectures. Signed-off-by: Maureen Helm <maureen.helm@nxp.com>
2017-08-26 15:43:53 +02:00
source "drivers/clock_control/Kconfig.mcux_sim"
drivers: Add NXP LPC clock control driver Add clock control driver for NXP LPC devices that use the MCUX SDK drivers Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
2020-08-26 13:36:41 +02:00
source "drivers/clock_control/Kconfig.mcux_syscon"
driver: clock: Add clock controller support in NPCX series. Add clock controller support for Nuvoton NPCX series. This CL includes: 1. Add clock controller device tree declarations. 2. Introduce clock-cells in yaml file clock tree to get module's source clock and turn off/on the its clock 3. Clock controller driver implementation. Signed-off-by: Mulin Chao <MLChao@nuvoton.com>
2020-07-02 09:44:38 +02:00
source "drivers/clock_control/Kconfig.npcx"
clock_control: RV32M1: introduce PCC driver / DT bindings Add a Peripheral Clock Controller (PCC) driver. This gates and ungates clocks to various peripherals on the SoC. Signed-off-by: Michael Scott <mike@foundries.io> Signed-off-by: Marti Bolivar <marti@foundries.io>
2018-11-07 19:13:52 +01:00
source "drivers/clock_control/Kconfig.rv32m1"
drivers: esp32/clock_control: Add Clock Driver - Support PLL for Higher Frequencies 80,160,240 MHz - Support XTAL Frequencies 26MHz, 40MHz - Clock Driver can't be disabled, because all of the other drivers will depend on it to get their operating Frequency based on chosen clock source (XTAL/PLL). - Add needed references to BBPLL i2c bus ROM functions. - Add `rtc` node to Device Tree. - Since All Peripherals Frequency is depending on CPU_CLK Source, `clock-source` property added to CPU node Signed-off-by: Mohamed ElShahawi <ExtremeGTX@hotmail.com>
2020-05-23 15:46:29 +02:00
source "drivers/clock_control/Kconfig.esp32"
drivers: clock control: Add LiteX clock control driver This commit adds LiteX SoC Builder clock control driver for MMCM module. It gives ability to change frequency, phase and duty cycle on up to 7 clock outputs. Signed-off-by: Pawel Czarnecki <pczarnecki@internships.antmicro.com> Signed-off-by: Mateusz Holenko <mholenko@antmicro.com>
2020-05-11 13:48:44 +02:00
source "drivers/clock_control/Kconfig.litex"
drivers: clock_control: add R-Car CPG MSSR driver Clock Pulse Generator, Module Standby Software Reset, are registers presents in Renesas Gen3 SoC series. MSSR is used to supply clock to the different modules, shuch as timer, or UART, it's also possible to issue a reset the different module. CPG registers allow to get the rate or to set some divider like for the CAN clock. Signed-off-by: Julien Massot <julien.massot@iot.bzh>
2021-01-15 16:10:46 +01:00
source "drivers/clock_control/Kconfig.rcar"
Microchip: MEC172x clock control driver Implement a clock control driver for Microchip MEC172x handling configuring the 32 KHz input sources for the PLL and peripheral-32k clock domains. MEC172x differs from MEC152x. MEC152x had one 32K source for both PLL and peripherals. MEC172x allows the two domains to use independent 32 KHz sources. Device tree updated to provide addresses of hardware used by the driver. Signed-off-by: Scott Worley <scott.worley@microchip.com>
2021-07-19 20:14:20 +02:00
source "drivers/clock_control/Kconfig.xec"
drivers: clock_control: Add Infineon CAT1 clock control driver Add initial version of Infineon CAT1 clock control driver. - supports clock initialization based on board DT configuration. Added initial version of system_clocks.dtsi for Infineon PSoC 6 SOC. Includes: clk_imo, path_mux0..4, fll0, pll0, clk_hf0..4, clk_fast, clk_slow and clk_peri. Signed-off-by: Nazar Palamar <nazar.palamar@infineon.com>
2023-02-23 13:04:04 +01:00
source "drivers/clock_control/Kconfig.ifx_cat1"
drivers/clock_control: Add cAVS clock driver Simple driver that allows one to choose the clock speed of xtensa cores. It's basically a shim layer on top of SOC level driver. Also, a really simple test case was added, mainly to ensure things are build and are sane. Signed-off-by: Ederson de Souza <ederson.desouza@intel.com>
2022-06-14 23:55:21 +02:00
source "drivers/clock_control/Kconfig.cavs"
drivers: clock_control: add Aspeed AST10x0 clock control AST10x0 series SOCs provide the clock controller through the syscon hardware block. The current driver supports the clock gating capability for the hardware IPs embedded in the SOC. Each clock source has a clock ID that can simply map to a bit in syscon registers CLK_STOP_CTRL0 (group 0) or CLK_STOP_CTRL1 (group 1). There are some clock sources that don't have associated clock gating control, which are always on, are grouped to into group 2. Signed-off-by: Dylan Hung <dylan_hung@aspeedtech.com>
2022-07-22 05:26:28 +02:00
source "drivers/clock_control/Kconfig.aspeed"
drivers: clock_control: gd32: initial support This patch adds a clock control driver for GD32 platforms. It is important to note that the driver is only able to handle peripheral clocks, but not "system clocks" (e.g. PLL settings, SYS_CK, etc.). On some similar platforms (STM32) this task is embedded in the same clock driver, performed at init time but with no options to do any manipulation at runtime via the API calls. The clock control API as-is is really orthogonal to "system clocks", and it is arguably a bad idea to embed system clock init code in a clock control driver. It can be done at SoC level still using Devicetree as a source of hardware description/initial configuration. Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
2022-09-03 19:06:27 +02:00
source "drivers/clock_control/Kconfig.gd32"
drivers: clock: Add Atmel SAM PMC driver Add initial version of clock control for Atmel SAM SoC series. This add support to Power Management which allows control peripherals clock. Signed-off-by: Gerson Fernando Budke <nandojve@gmail.com>
2023-03-05 22:03:59 +01:00
source "drivers/clock_control/Kconfig.sam"
drivers: clock_control: smartbond: initial support This commit adds basic support for the clock controller used in SmartBond MCUs. Signed-off-by: Jerzy Kasenberg <jerzy.kasenberg@codecoup.pl>
2022-11-17 14:10:37 +01:00
source "drivers/clock_control/Kconfig.smartbond"
drivers: clock_control: add support for Nuvoton numaker series CLK Add Nuvoton numaker series clock controller support, including: 1. Do system clock initialization in z_arm_platform_init(). 2. Support peripheral clock control API equivalent to BSP CLK_EnableModuleClock()/CLK_SetModuleClock(). Signed-off-by: cyliang tw <cyliang@nuvoton.com>
2023-03-03 11:11:00 +01:00
source "drivers/clock_control/Kconfig.numaker"
drivers: clock_control: add NXP S32 driver The clock controller is a singleton controller for all the system-level clocks (XOSC, PLL, CGM, etc) to provide run-time information to the peripheral device drivers about the module's clocks. Clock configuration is not yet supported. Signed-off-by: Manuel Argüelles <manuel.arguelles@nxp.com>
2023-05-26 02:00:00 +02:00
source "drivers/clock_control/Kconfig.nxp_s32"
drivers: clock_control: clock driver for Intel Agilex5 platform This is Intel's proprietary IP which supply the clock for all the system peripherals. Clock manager is initialized only one time during boot up by FSBL (ATF BL2) based on external user settings. Signed-off-by: Girisha Dengi <girisha.dengi@intel.com>
2023-07-06 16:09:24 +02:00
source "drivers/clock_control/Kconfig.agilex5"
drivers: clock: Rename renesas ra driver Need this rename to be able to target this driver in the "Renesas RA" maintainer area. Signed-off-by: Aymeric Aillet <aymeric.aillet@iot.bzh>
2024-01-24 16:05:14 +01:00
source "drivers/clock_control/Kconfig.renesas_ra"
drivers: clock_control: Add clock driver for Renesas RA series Add initial support for Renesas RA clock generation circuit. It returns a fixed value to simplify the first commit to get the UART working now. Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@fujitsu.com>
2023-07-19 18:50:00 +02:00
drivers: clock_control: Add Ambiq clock_control driver. This commit adds Ambiq clock_control driver support. Signed-off-by: Aaron Ye <aye@ambiq.com>
2023-11-04 01:26:51 +01:00
source "drivers/clock_control/Kconfig.ambiq"
drivers: clock_control: Add PWM clock device Adds a clock control device for a PWM node, allowing the PWM to be controlled using the clock control API. It is a similar idea to the device driver in linux: linux/Documentation/devicetree/bindings/clock/pwm-clock.yaml Signed-off-by: Andriy Gelman <andriy.gelman@gmail.com>
2023-06-11 23:07:42 +02:00
source "drivers/clock_control/Kconfig.pwm"
drivers: clock_control: Added clock driver for Raspberry Pi Pico Added clock driver for Raspberry Pi Pico platform Signed-off-by: Andrei-Edward Popa <andrei.popa105@yahoo.com> Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2023-03-18 21:59:40 +01:00
source "drivers/clock_control/Kconfig.rpi_pico"
clock_control/Kconfig: move quark_se entries to separate file Move quark_se clock control entries to separate file. This will help to keep things organized once we add more clock control drivers. Change-Id: Id8f4a94189ab5bbba9b6552777549cf426d79273 Origin: Original Signed-off-by: Maciej Borzecki <maciek.borzecki@gmail.com>
2016-03-05 18:05:57 +01:00
endif # CLOCK_CONTROL
Reference in a new issue Copy permalink